

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS
AND INTERFERENCES

Ex parte Furukawa

Appeal No. _____

Appellant:	Furukawa et al.	Confirmation No.:	5663
Serial No.:	10/767,065		
Filed:	January 29, 2004		
Art Unit:	2811		
Examiner:	Ori Nadav		
Title:	VERTICAL NANOTUBE SEMICONDUCTOR DEVICE STRUCTURES AND METHODS OF FORMING THE SAME		
Attorney Docket:	ROC920030268US1		

Cincinnati, OH 45202

October 4, 2010

Mail Stop Appeal Brief - Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

BRIEF ON APPEAL

I hereby certify that this correspondence for Application No. 10/767,065 is being electronically transmitted to Technology Center 2811, via EFS-WEB, on October 4, 2010.

/William R. Allen/
William R. Allen, Reg. No. 48,389

October 4, 2010
Date

INDEX

I.	Real Party in Interest.....	1
II.	Related Appeals and Interferences.....	1
III.	Status of the Claims	2
IV.	Status of Amendments	2
V.	Summary of Claimed Subject Matter	2
VI.	Grounds of Rejection to be Reviewed on Appeal.....	2
VII.	Argument.....	3
1.	Claims 1-6 and 8 were improperly rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,566,704 to Choi et al.	3
VIII.	Conclusion.....	10
	Appendix of Claims	11
	Appendix of Evidence.....	13
	Appendix of Related Proceedings	14

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS
AND INTERFERENCES

Ex parte Furukawa

Appeal No. _____

Appellant:	Furukawa et al.	Confirmation No.:	5663
Serial No.:	10/767,065		
Filed:	January 29, 2004		
Art Unit:	2811		
Examiner:	Ori Nadav		
Title:	VERTICAL NANOTUBE SEMICONDUCTOR DEVICE STRUCTURES AND METHODS OF FORMING THE SAME		
Attorney Docket:	ROC920030268US1		

Cincinnati, OH 45202

October 4, 2010

Mail Stop Appeal Brief - Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

BRIEF ON APPEAL

I. Real Party in Interest

The real party in interest is International Business Machines Corporation of Armonk, New York, which is the assignee of the present invention.

II. Related Appeals and Interferences

There are no related appeals or interferences known to Appellant or to Appellant's legal representative that will directly affect or be directly affected by or have a bearing on the decision of the Board in the present appeal.

III. Status of the Claims

Claims 1-6 and 8 are pending, stand rejected, and are now on appeal. Claims 7 and 9-34 have been cancelled.

IV. Status of Amendments

Appellant has not filed any amendment subsequent to final rejection.

V. Summary of Claimed Subject Matter

Appellant's independent claim 1 is directed to a transistor device structure (42). *See generally* Figures 1-8 and page 5, line 4 – page 44, line 7. The transistor device structure (42) is formed on a substrate (12) defining a substantially horizontal plane. *See, e.g.*, page 5; lines 13-20; Figures 1 and 8; *see also* page 7, lines 16-18. The transistor device structure (42) comprises a source region (10, 38), a drain region (40), a gate electrode (30) disposed on the substrate (12), and a plurality of semiconducting nanotubes (14). *See, e.g.*, Figure 8 and page 10, line 21 – page 11, line 7. The gate electrode (30) is positioned vertically between the source region (10, 38) and the drain region (40). *See, e.g.*, page 7, lines 18-19; Figure 8. Each of the semiconducting nanotubes (14) includes a first end electrically coupled with the source region (10, 38), a second end electrically coupled with the drain region (40), and a channel region extending vertically through the gate electrode (30) between the source region (10, 38) and the drain region (40). *See, e.g.*, page 10, line 21 – page 11, line 5; Figure 8. The gate electrode (30) is configured to receive a control voltage effective to regulate current flow through the channel region between the source region (10, 38) and the drain region (40). *See, e.g.*, page 5, lines 4-7; page 11, lines 1-5; Figure 8.

VI. Grounds of Rejection to be Reviewed on Appeal

1. Claims 1-6 and 8 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,556,704 to Choi.

VII. Argument

Appellant respectfully submits that the rejection of claims 1-6 and 8 is not supported on the record, and that the rejection should be reversed by the Board.

1. *Claims 1-6 and 8 were improperly rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,566,704 to Choi et al.*

Claims 1-6 and 8 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,566,704 to Choi et al. (hereinafter Choi).

Based upon the Supreme Court's decision in *KSR International Co. v. Teleflex Inc.*, 127 S. Ct. 1727, 1734, 82 USPQ2d 1385, 1391 (2007), a *prima facie* showing of obviousness still requires that the Examiner establish that the differences between a claimed invention and the prior art "are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art." 35 U.S.C. § 103(a). Such a showing requires that all claimed features be disclosed or suggested by the prior art. Four factors generally control an obviousness inquiry: 1) the scope and content of the prior art; 2) the differences between the prior art and the claims; 3) the level of ordinary skill in the pertinent art; and 4) secondary considerations of non-obviousness, such as commercial success of products covered by the patent claims, a long felt but unresolved need for the invention, and failed attempts by others to make the invention. *KSR*, 127 S. Ct. at 1734 (quoting *Graham v. John Deere Company*, 383 U.S. 1, 17-18 (1966)) ("While the sequence of these questions might be reordered in any particular case, the [*Graham*] factors continue to define the inquiry that controls.").

Moreover, in *KSR*, the Court explained that "[o]ften, it will be necessary for a court to look to interrelated teachings of multiple patents; the effects of demands known to the design community or present in the marketplace; and the background knowledge possessed by a person having ordinary skill in the art, all in order to determine whether there was an apparent reason to combine the known elements in the fashion claimed by the patent at issue" and "[t]o facilitate review, this analysis should be made explicit." *KSR*, 127 S. Ct. at 1740-41 citing *In re Kahn*, 441 F.3d 977, 988, 78 USPQ2d 1329, 1336 (Fed. Cir. 2006) ("[R]jections on obviousness grounds cannot be sustained by mere conclusory statements; instead, there must be some articulated reasoning with some rational underpinning to support the legal conclusion of obviousness"). But, not every combination is

obvious “because inventions in most, if not all, instances rely upon building blocks long since uncovered, and claimed discoveries almost of necessity will be combinations of what, in some sense, is already known.” *KSR*, 127 S. Ct. at 1741.

As a result, after *KSR*, while there is no rigid requirement for an explicit “teaching, suggestion or motivation” to combine references, there still must be some evidence of “a reason that would have prompted a person of ordinary skill in the relevant field to combine the elements in the way the claimed new invention does” in an obviousness determination. *KSR*, 127 S. Ct. at 1731.

The Appellant respectfully submits that, in the instant case, the Examiner has failed to establish a *prima facie* case of obviousness as to claims 1-6 and 8, and as such, the rejection based upon Choi should be reversed.

Independent Claim 1

Claim 1 sets forth “a plurality of semiconducting nanotubes, each of said semiconducting nanotubes including a first end electrically coupled with said source region, a second end electrically coupled with said drain region”. The Examiner contends on page 3 of the May 5, 2010 Office Action that Figure 4B of Choi teaches “connecting the plurality of semiconducting nanotubes 100 with a single drain region 50 and a single source region 40”.

On page 8 of the May 5, 2010 Office Action, the Examiner distinguishes the term “electrically coupled”, as set forth in claim 1, with the term “physically connected” to attempt to validate his contention regarding the device shown in Figure 4B of Choi. In making this distinction, the Examiner has interpreted Applicants’ claim 1 in an unreasonable manner.

Although claims can be given a broad interpretation during examination, the Examiner is required to stay within certain boundaries. One of those boundaries is that the interpretation must be “reasonable”. *In re Morris*, 44 USPQ2d 1023, 1027 (Fed. Cir. 1997). It is clearly not reasonable to adopt an interpretation that is inconsistent with the written specification. *In re Baker Hughes, Inc.* 55 USPQ2d, 1149, 1153 (Fed. Cir. 2000) (“We therefore conclude that the Board adopted a construction of the claim beyond that which was reasonable in light of the totality of the written description, and therefore erred in construing the claims to include gaseous hydrocarbons.”). Moreover, the “reasonable” interpretation must, in the final analysis, be one that comports with how

one of ordinary skill in the art would interpret the claim. *In re Bond*, 15 USPQ2d 1566, 1567 (Fed. Cir. 1990) ("It is axiomatic that, in proceedings before the PTO, claims in an application are to be given their broadest reasonable interpretation consistent with the specification . . . and that claim language should be read in light of the specifications as it would be interpreted by one of ordinary skill in the art.").

The Examiner's construction of the claim term "electrically coupled" is unreasonable. As understood by a person having ordinary skill in the art, "electrical coupling" reasonably admits to a meaning in which a current path between the source and drain permits a selective current flow characteristic of a transistor; otherwise the device would be non-functional. The claim term "electrically coupled" is used in claim 1 in a manner that is consistent with Appellant's specification. Appellant's specification describes the result of the electrical coupling of each drain contact (40) with the nanotubes (14) and each source contact (38) with the same nanotubes (24) is that "[c]arriers flow selectively from the catalyst pad 10 through the carbon nanotubes 14 to the drain contact 40 when an electrical voltage is either (*sic*) applied via the corresponding gate contact 36 to one of the gate electrodes 30 to create a channel in the carbon nanotubes 14 extending therethrough".

In distinguishing "electrical coupling" from "physical coupling", the Examiner recognizes that each nanotube in Figures 1-3 of Choi and each nanotube in Figure 4B of Choi is not "physically coupled" with the same source and drain region as any other nanotube. However, the Examiner is improperly construing the term "electrical coupling" so broadly as to admit to a meaning that entirely eliminates any path for current flow.

Figures 1-3 of Choi fail to shown a second nanotube that is electrically coupled with the source region (40) and drain region (50) to which the depicted nanotube (100) is electrically coupled. As explained below, the Examiner is conjecturing that the device structure in Figures 1-3 includes multiple nanotubes despite the absence of support in the written description of Choi.

In connection with Figure 4B, Choi discloses that "a source line and a drain line intersect at locations where the carbon nanotubes are grown to form unit cells". *See* col. 4, lines 55-57. As visible in Figure 4B, the drain lines (50) are arranged in parallel lines or stripes and the source lines (40) are likewise arranged in parallel lines or stripes that are oriented orthogonal to the stripes representing the drain lines (50). Based on this disclosure of a grid pattern for the source lines (40)

and drain lines (50), each unit cell visible in Figure 4B is located at the intersection of one of the drain lines (50) and one of the source lines (40). In this grid of stripes, each drain line (50) and each source line (40) “intersect” at the location of only one of the nanotubes (100) to produce a device construction in which no pair of the nanotubes (100) is electrically coupled the same source and the same drain. Nanotubes (100) in Figure 4B that are electrically coupled with one of the sources line (40) are not also electrically coupled with the same drain line (50). Nanotubes (100) in Figure 4B that are electrically coupled with one of the drain lines (50) are not also electrically coupled with the same source line (40). Therefore, a person having ordinary skill in the art would not conclude the device structure in Figure 4B includes plural nanotubes that are electrically coupled with the same source and drain regions.

Based upon a reasonable claim construction, a person having ordinary skill would appreciate that the device constructions shown in Choi fail to disclose a plurality of nanotubes that are electrically coupled with the same source and drain regions, as set forth in claim 1. Under the framework of the *Graham* factual inquiries, *prima facie* obviousness is absent because there is an unresolved difference between the subject matter of independent claim 1 and the disclosure in Choi. For at least this reason alone, Applicants respectfully request that the Board reverse the rejection.

The rejection of claim 1 should be reversed for additional reasons.

The Examiner contends on page 3 of the May 5, 2010 Office Action that “it would have been obvious ... in order to use the device in a practical application which requires a plurality of semiconducting nanotubes, such as a nano sized transistor”. The premise and conclusion of this contention are identical. The Examiner’s premise is to change the embodiment of the device structure in Figures 1-3 of Choi to add plural nanotubes. The conclusion is that the change is justified in order to use a device in a practical application that requires plural nanotubes. Accordingly, the Examiner’s contention would not have been objectively reasonable to a person having ordinary skill in the art for making the proposed modification to Choi.

On page 7 of the May 5, 2010 Office Action, the Examiner for the first time during examination asks the Appellant to “provide evidence that practical industrial applications use only a single carbon nanotube”. The burden is initially on the Examiner to provide an objective line of reasoning that all practical industrial applications for nanotubes require multiple nanotubes.

Notwithstanding the Examiner's failure to satisfy this burden, Appellant offers U.S. Patent No. 7,714,386 to Pesetskiet al. and entitled "Carbon Nanotube Field Effect Transistor" as evidence of a patented industrial application that uses only a single nanotube. Appellant notes that this represents its first opportunity to provide this reference, which is appended in the Appendix of Evidence, as rebuttal evidence.

The Examiner further contends on page 3 of the May 5, 2010 Office Action that "it would have been obvious ... in order to simplify the processing steps of making the device and to simplify the operation of the device". However, the Examiner fails to link these contentions to explain how replacing a single nanotube (100) extending between the source (40) and drain (50) in the structure of Figures 1-3 with multiple nanotubes extending between the source (40) and drain (50) would either simplify the process for making the device or simplify the device operation. In the absence of articulated reasoning, the Examiner fails to provide articulated reasoning with some rational underpinning to support the legal conclusion of obviousness.

For these reasons, a person having ordinary skill in the art would not have made the Examiner's proposed modification to Choi. Because the Examiner has failed to support a *prima facie* case of obviousness, Appellant respectfully requests that the rejection of independent claim 1 be withdrawn.

With regard to independent claim 1, the Examiner concludes on page 3 of the May 5, 2010 Office Action that "Choi et al. do not explicitly state in the embodiment of figure 3F a plurality of semiconducting nanotubes." To remedy this deficiency, the Examiner contends that Choi teaches "a nano sized transistor (see, for example, column 3, lines 39-43)", and that the proposed modification to Choi "would have been obvious ... to use a plurality of unit cells of the transistor in Choi et al.'s device, such that a plurality of semiconducting nanotubes are present in the device, and to connect the plurality of semiconducting nanotubes with a single drain region and a single source region".

Appellants submit that the generalizations regarding the plural term "carbon nanotubes" made at column 3, lines 39-43 of Choi fail to support the Examiner's conclusion that the unit cell shown in Figures 1-3 of Choi can be modified to include more than one semiconducting nanotube. The statement made in Choi at column 3, lines 39-43 is inconsistent with all other statements found in Choi that regard the first embodiment shown in Figures 1-3. At column 3, line 44, Choi refers to "a

carbon nanotube 100”, which uses the singular indefinite article “a”. From column 3, line 45 to column 4, line 23, Choi consistently uses the term “the carbon nanotube” to characterize the unit cell shown in Figures 1-3. The term “nanotube” is singular, not plural. When describing the fabrication process in connection with Figure 3, Choi again refers to the growth of “a carbon nanotube”. See col. 4, lines 20-22. Only a single nanotube 100 is visible in Figures 1-3 of Choi. Choi discloses that “a vertical nano-sized transistor” is completed by the process step of Figure 3D. See col. 4, lines 30-32. In the Figure descriptions, Choi describes Figure 1 as showing “a vertical nano-sized transistor using carbon nanotubes”, Figure 2 as showing a “vertical nano-sized transistor”, and Figure 3 as showing a method of “manufacturing a vertical nano-sized transistor using carbon nanotubes”. When these statements considered as a whole, Choi fails to reasonably disclose that the transistor shown in Figures 1-3 itself includes a plurality of nanotubes.

In rebuttal on page 6 of the May 5, 2010 Office Action, the Examiner states that “Choi consistently uses the term ‘the carbon nanotube’, because Choi describes the process of making a unit cell, as shown in Figures 1-3. There is no reason for Choi to use the phrase ‘carbon nanotubes’ when describing the process of making a unit cell which comprises only one carbon nanotube. ... The ordinary meaning of the above phrase is that the description of the process of making the unit cell of figure 1, which comprises only one carbon nanotube, follows, whereas the final structure of the vertical nano-sized transistor comprises plurality of carbon nanotubes”.

At best, the disclosure in Choi is so unclear as to not support the Examiner’s position that the ordinary meaning of these statements is that the final structure of each of the transistors includes “a plurality of carbon nanotubes”. To the contrary and for reasons explained above, Appellant interprets the disclosure associated with Figures 1-3 of Choi to more reasonably mean that the device shown in Figures 1-3 operates as a transistor with its own source and drain independent of any other device of similar or identical construction in Choi. Choi does not state that the object shown in Figures 1-3 is a “unit cell” cannot be a transistor that includes one nanotube and that each of the identical “unit cells” cannot function as a discrete transistor.

For these additional reasons, a person having ordinary skill in the art would not have made the Examiner’s proposed modification to Choi. Because the Examiner has failed to support a *prima facie* case of obviousness, Appellant respectfully requests that the Board reverse the rejection.

Dependent Claims 4-6 and 8

Claims 4-6 and 8, which depend from independent claim 1, are also patentable for at least the same reasons discussed above and are not separately argued.

Dependent Claim 2

Claim 2 sets forth that the source region of the transistor device structure “is composed of a catalyst material effective for growing said semiconducting nanotubes”. On pages 4-5 of the May 5, 2010 Office Action, the Examiner characterizes the subject matter of claim 2 as a process limitation and disregards the claimed subject matter in his determination of patentability.

Contrary to the Examiner’s characterization, Applicants submit that this language is a functional limitation that defines the first, second, and third sections of the semiconductor body “by what it does, rather than by what it is”. See MPEP 2173.05(g). In this instance, the composition for the material forming the source region in that the catalyst material is effective for growing semiconductor nanotubes. The latter is a functional limitation contingent on selecting an appropriate catalyst material.

A functional limitation must be evaluated and considered, just like any other limitation of the claim, for what it fairly conveys to a person of ordinary skill in the pertinent art in the context in which it is used. See 2173.05(g). The Examiner fails to allege in the May 5, 2010 Office Action that the material disclosed in Choi for the source region (40) is composed of the claimed catalyst material and to support the allegation with statements from the written description of Choi.

Because the Examiner has failed to support a *prima facie* case of obviousness, Appellant respectfully requests that the Board reverse the rejection.

Dependent Claim 3

Claim 3 sets forth that the drain region of the transistor device structure “is composed of a catalyst material effective for growing said semiconducting nanotubes”. On pages 4-5 of the May 5, 2010 Office Action, the Examiner characterizes the subject matter of claim 3 as a process limitation and disregards the claimed subject matter in his patentability determination.

Contrary to the Examiner's characterization, Applicants submit that this language is a functional limitation that defines the first, second, and third sections of the semiconductor body "by what it does, rather than by what it is". See MPEP 2173.05(g). In this instance, the composition for the material forming the source region in that the catalyst material is effective for growing semiconductor nanotubes. The latter is a functional limitation contingent on selecting an appropriate catalyst material.

A functional limitation must be evaluated and considered, just like any other limitation of the claim, for what it fairly conveys to a person of ordinary skill in the pertinent art in the context in which it is used. See 2173.05(g). The Examiner fails to allege in the May 5, 2010 Office Action that the material disclosed in Choi for the source region (40) is composed of the claimed catalyst material and to support the allegation with statements from the written description of Choi.

Because the Examiner has failed to support a *prima facie* case of obviousness, Appellant respectfully requests that the Board reverse the rejection.

VIII. Conclusion

In conclusion, Appellant respectfully requests that the Board reverse the Examiner's rejections of claims 1-6 and 8, and that the application be passed to issue. If there are any questions regarding the foregoing, please contact the undersigned. Moreover, if any other charges or credits are necessary to complete this communication, please apply them to Deposit Account 23-3000.

Respectfully submitted,
WOOD, HERRON & EVANS, L.L.P.

Date: October 4, 2010

By: /William R. Allen/
William R. Allen, Reg. No. 48,389

2700 Carew Tower
441 Vine Street
Cincinnati, OH 45202
(513) 241-2324

APPENDIX OF CLAIMS

1. (Previously Presented) A transistor device structure formed on a substrate, the substrate defining a substantially horizontal plane, the transistor device structure comprising:

a source region;

a drain region;

a gate electrode disposed on the substrate, said gate electrode positioned vertically between said source region and said drain region; and

a plurality of semiconducting nanotubes, each of said semiconducting nanotubes including a first end electrically coupled with said source region, a second end electrically coupled with said drain region, and a channel region extending vertically through said gate electrode between said source region and said drain region, and said gate electrode configured to receive a control voltage effective to regulate current flow through said channel region between said source region and said drain region.

2. (Previously Presented) The transistor device structure of claim 1 wherein said source region is composed of a catalyst material effective for growing said semiconducting nanotubes.

3. (Previously Presented) The transistor device structure of claim 1 wherein said drain region is composed of a catalyst material effective for growing said semiconducting nanotubes.

4. (Previously Presented) The transistor device structure of claim 1 further comprising:
an insulating layer disposed between said drain region and said gate electrode.

5. (Previously Presented) The transistor device structure of claim 1 further comprising:
an insulating layer disposed between said source region and said gate.

6. (Previously Presented) The transistor device structure of claim 1 wherein said semiconducting nanotubes are composed of arranged carbon atoms.

7. (Cancelled)

8. (Previously Presented) The transistor device structure of claim 1 wherein said semiconducting nanotubes are oriented substantially perpendicular to said horizontal plane.

9-34. (Cancelled)

APPENDIX OF EVIDENCE

- 1) U.S. Patent No. 7,714,386



US007714386B2

(12) United States Patent
Pesetski et al.**(10) Patent No.: US 7,714,386 B2**
(45) Date of Patent: May 11, 2010**(54) CARBON NANOTUBE FIELD EFFECT TRANSISTOR****(75) Inventors:** Aaron Anthony Pesetski, Gamgrills, MD (US); Hong Zhang, Gamgrills, MD (US); John Douglas Adam, Millersville, MD (US); John Przybyz, Severna Park, MD (US); Jim Murduck, Ellicott City, MD (US); Norman Goldstein, Ellicott City, MD (US); James Baumgardner, Ellicott City, MD (US)**(73) Assignee:** Northrop Grumman Systems Corporation, Los Angeles, CA (US)**(*) Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 1006 days.**(21) Appl. No.:** 11/449,758**(22) Filed:** Jun. 9, 2006**(65) Prior Publication Data**

US 2009/0224230 A1 Sep. 10, 2009

(51) Int. Cl.
H01L 27/01 (2006.01)**(52) U.S. Cl.** 257/347; 257/40**(58) Field of Classification Search** 257/288, 257/347, 365, 366, 410, 40

See application file for complete search history.

(56) References Cited**U.S. PATENT DOCUMENTS**6,590,231 B2 7/2003 Watanabe et al.
6,706,366 B2 3/2004 Avouris et al.6,740,910 B2 5/2004 Roesner et al.
6,852,582 B2 2/2005 Wei et al.
6,891,227 B2 5/2005 Appenzeller et al.
6,972,467 B2 * 12/2005 Zhang et al. 257/401
2002/0024099 A1 2/2002 Watanabe et al.
2002/0173083 A1 11/2002 Avouris et al.
2003/0132461 A1 7/2003 Roesner et al.
2003/0178617 A1 9/2003 Appenzeller et al.
2004/0036128 A1 2/2004 Zhang et al.
2004/0144972 A1 7/2004 Dai et al.
2004/0224490 A1 11/2004 Wei et al.
2004/0238887 A1 12/2004 Nihey
2005/0012163 A1 1/2005 Wei et al.
2005/0056826 A1 3/2005 Appenzeller et al.


* cited by examiner


Primary Examiner—Mark Prenty


(74) Attorney, Agent, or Firm—Andrews Kurth LLP

(57) ABSTRACT

A carbon nanotube field effect transistor includes a substrate, a source electrode, a drain electrode and a carbon nanotube. The carbon nanotube forms a channel between the source electrode and the drain electrode. The carbon nanotube field effect transistor also includes a gate dielectric and a gate electrode. The gate electrode is separated from the carbon nanotube by the gate dielectric, and an input radio frequency voltage is applied to the gate electrode.

15 Claims, 9 Drawing Sheets

**FIGURE 1**

**FIGURE 2**200








FIGURE 3


300


**FIGURE 4**

**FIGURE 5**

**FIGURE 6**

**FIGURE 7**

**FIGURE 8**

**FIGURE 9**

CARBON NANOTUBE FIELD EFFECT TRANSISTOR

TECHNICAL FIELD

The invention relates to transistors, specifically to field effect transistors fabricated using carbon nanotubes.

BACKGROUND

Carbon nanotubes (CNTs) are long, thin cylindrical carbon molecules with novel properties, making them potentially useful in a wide variety of applications (e.g., nano-electronics, optics, materials applications, etc.). CNTs are essentially single sheets of graphite (a hexagonal lattice of carbon) rolled into a cylinder. CNTs range from approximately 0.6 to 5 nanometers (nm) in diameter, and can be as long as a few centimeters. They exhibit extraordinary strength and unique electrical properties, and are efficient conductors of heat.

CNTs have a very broad range of electronic, thermal, and structural properties that vary based on the different kinds of nanotubes (e.g., defined by its diameter, length, and chirality, or twist). They simultaneously have the highest room-temperature mobility and saturated electron velocity of any known substance.

Conventional field effect transistors (FETs) are non-linear devices. There are two primary sources of non-linearity in conventional FETs. First, conventional FETs have a depletion region in the channel which varies in size with applied gate voltage. As a result, the gate-source capacitance varies with voltage, and charge in the channel is a non-linear function of gate voltage. Second, the carrier velocity is a non-linear function of the electric field. The combination of these two effects results in a drain current that is a non-linear function of the gate voltage.

Linear amplifiers made with conventional FETs burn a lot of power. The standard method of building linear amplifiers from conventional FETs is to use a large source-drain bias. However, the large source-drain bias can result in a large electric field along the length of the channel. As carriers flow down the channel, they gain sufficient energy to stimulate optical phonons. As a result, the carrier velocity saturates and becomes nearly independent of the source-drain and gate biases. However, the total change in the channel is still a nonlinear function of the gate voltage. The gate bias is then chosen at a point where the second and/or third derivatives of the drain current are minimized. This point varies with device geometry. This approach minimizes the non-linearity of the FET in that it maximizes the second and/or third order intercepts, but a large source-drain voltage is required and a significant amount of power is dissipated generating optical phonons.

SUMMARY

A carbon nanotube field effect transistor includes a substrate, a source electrode, a drain electrode and a carbon nanotube. The carbon nanotube forms a channel between the source electrode and the drain electrode. The carbon nanotube field effect transistor also includes a gate dielectric and a gate electrode. The gate electrode is separated from the carbon nanotube by the gate dielectric, and an input radio frequency voltage is applied to the gate electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a carbon nanotube field effect transistor using back-gated geometry.

2

FIG. 2 illustrates a carbon nanotube field effect transistor using top-gated geometry.

FIG. 3 illustrates an alternate design for a carbon nanotube field effect transistor using top-gated geometry.

FIG. 4 illustrates another alternate design for a top-gated carbon nanotube field effect transistor.

FIG. 5 illustrates another alternate design for a top-gated carbon nanotube field effect transistor.

FIG. 6 is an optical micrograph of an embodiment of a top-gated carbon nanotube field effect transistor.

FIG. 7 is a plot of the measured power output over frequency of the top-gated carbon nanotube field effect transistor shown in FIG. 4.

FIG. 8 illustrates an electronic band structure for a carbon nanotube.

FIG. 9 illustrates an example of a fabrication process for a carbon nanotube field effect transistor.

DETAILED DESCRIPTION

FIG. 1 shows an embodiment of a carbon nanotube (CNT) field effect transistor (FET) 100. The CNT FET 100 incorporates a carbon nanotube 140 deposited on a gate dielectric layer 130, such as silicon dioxide (SiO₂). Gate dielectric layer 130 is grown or deposited on a conducting substrate 120, which functions as a gate electrode. The conducting substrate 120 may be silicon (Si) or another type of conducting material. The source electrode 170 and drain electrode 150 contacts are grown or deposited on the CNT 140. The CNT FET 100 shown in FIG. 1 is based on a back-gated geometry.

In operation, a voltage is applied across the source electrode 170 and the drain electrode 150. As a result, current flows from, for example, the source electrode 170 to the drain electrode 150 via the CNT 140. A voltage applied to the gate electrode 120 modulates the current flowing in the CNT 140. The back-gated CNT FET 100 configuration, formed by growing a nanotube 140 on oxidized, high conductivity wafers 130 and 120 (e.g., comprising Si), works well at direct current (DC) and at frequencies below 250 MHz. In a configuration of CNT FET 100, in which a conducting substrate (e.g., Si) acts as the gate 120, FET performance is limited due to large gate-source and gate-drain capacitances. The large parasitic capacitance between source 170 and gate 120, or drain 150 and gate 120 may limit the speed of the CNT FET 100.

FIG. 2 shows an embodiment of a high-speed CNT FET 200 incorporating a CNT 240 deposited on substrate 210. The substrate 210 may be an insulating substrate, such as quartz (SiO₂), or the substrate 210 may be a conducting substrate, such as Si. The substrate 210 may include materials with low RF losses such as sapphire (Al₂O₃), Gallium Arsenide (GaAs), Silicon Carbide (SiC), high resistivity Si, alumina (Al₂O₃), glass, beryllia (BeO), titanium oxide (TiO₂), ferrite, Teflon (a registered trademark of DuPont) (polytetrafluoroethylene), ceramic, plastic or any combination thereof. The source electrode 270 and drain electrode 250 are grown or deposited on the substrate 210. As shown, the source electrode 270 and drain electrode 250 are deposited on the substrate 210 so as to make contact with the CNT 240. The CNT 240 acts as a channel between the source electrode 270 and drain electrode 250, through which current flows. CNT FET 200 may use a single carbon nanotube molecule to form the channel between the source electrode 270 and drain electrode 250. CNT FET 200 may include one or more additional CNT molecules next to (e.g., side by side) CNT 240. The additional CNTs may be deposited on substrate 210 in any configuration, such as in parallel, stacked, crisscrossed, interwoven or

any other configuration. If a plurality of CNTs are deposited, these may or may not make contact with one another. Depositing a plurality of CNTs 240 on substrate 210 will result in a wider channel between the source electrode 270 and drain electrode 250, causing, for example, a larger output current, increasing the transconductance of the device.

A gate dielectric 260 is deposited on CNT 240 (or additional CNTs). The gate dielectric 260 may also extend over the source 270 and the drain 250, as shown, or the gate dielectric 260 may only cover a portion of the CNT 240 in the region under the gate electrode 280. A gate 280 is deposited on the gate dielectric 260 above the CNT 240, as shown. The gate 280 may be deposited over all or a portion of the CNT 240. The gate 280 may extend over a small portion of the source electrode 270 or the drain electrode 250, but this will lead to reduced device performance. The CNT FET 200 shown in FIG. 2 is based on a top-gated geometry.

The gate dielectric 260 may comprise a plurality of materials, such as Titanium Oxide (TiO_2), Hafnium Oxide or Hafnia (HfO_2), Zirconium Oxide (ZrO_2), Barium Strontium Titanate (BaSrTiO_3), Aluminum Oxide or Alumina (AlO_3), Tantalum Oxide (Ta_2O_5), Aluminum Nitride (AlN), Silicon Nitride (Si_3N_4), Silicon Oxide (SiO_2) and/or combinations thereof. In one embodiment, the gate dielectric 260 may be 100 nm thick, or may range between 1 nm and 600 nm in thickness. The gate dielectric 260 may comprise a high κ (dielectric constant) dielectric material. For example κ for gate dielectric 260 may be greater than or equal to 15, or may range from 4 to 300. The high- κ dielectric gate oxides, such as TiO_2 , HfO_2 , ZrO_2 , Ta_2O_5 , and BaSrTiO_3 , may be used to increase the device transconductance. Lower κ dielectrics (e.g., where κ is less than 15) may also be used. The thickness of the gate dielectric 260 can be varied (e.g., increased or decreased) to change, for example, the dielectric characteristics of the device. For example, if a lower κ dielectric is used, the thickness of the lower κ dielectric can be increased to change the characteristics of the device.

The top-gated geometry of CNT FET, such as CNT FET 200 shown in FIG. 2, can operate at high speeds. For example, CNT FET 200 can operate in the radio frequency (RF), microwave frequency, or millimeter-wave (mm-wave) ranges, and exhibits improved performance over conventional FETs. CNT FET 200 exhibits frequency independent performance for frequencies as high as 23 GHz. Calculations show that CNT FET 200 can operate at speeds in excess of 6 THz.

The top-gated device geometry of CNT FET 200 minimizes the gate-source and gate-drain capacitances, and maximizes the operating speed. In one embodiment, the CNT FET 200 is fabricated by growing single-walled carbon nanotubes on a substrate, such as quartz, using, for example, the chemical vapor deposition (CVD) technique. CVD may be used to deposit, for example, a 1.2 nm diameter nanotube(s) on RF compatible quartz substrates, which provide minimal losses at microwave frequencies. Source and drain contacts can be formed from, for example, a titanium/gold metal bi-layer, using a standard optical lithography lift-off process. Other possible contact metals include but are not limited to tungsten (W), titanium (Ti), platinum (Pt), gold (Au), silver (Ag), molybdenum (Mo), nickel (Ni), palladium (Pd), rhodium (Rh), niobium (Nb), aluminum (Al) and/or combinations thereof. The overall channel length of a CNT FET can be approximately 5 μm , with the gate covering about 1 μm . A 220 nm thick Si_3N_4 gate dielectric can be sputtered prior to the deposition of a niobium/aluminum gate electrode. The CNT FET device fabricated using the foregoing process produces an n-type depletion-mode CNT transistor.

In an embodiment, an input RF voltage (V_g) is applied to the gate electrode 280. A DC current is applied to the channel formed by CNT 240. The application of the RF voltage produces an output RF voltage (V_{ds}) between the source electrode 270 and the drain electrode 250. The top-gated CNT FET 200 configuration, formed by growing a nanotube 240 on an insulating substrate 210, works well at high frequencies. Thus, as the frequency of the RF input voltage, V_g , is increased, the CNT FET 200 maintains its performance, and provides a constant output, in some cases, up to frequencies of 6 THz. The configuration of CNT FET 200 minimizes the parasitic capacitance and conductive losses at high frequencies. In this geometry, the source/drain electrodes (270, 250) and the gate electrode (280) have no overlap, this results in parasitic capacitance that is reduced by several orders of magnitude. Use of insulating substrates, such as quartz, substantially reduces these losses in the microwave and mm-wave frequency ranges. In addition, quartz substrates are potentially less expensive and more readily available than other RF compatible substrates.

FIG. 3 shows a top-gated CNT FET 300 fabricated in an inverted configuration. In an embodiment, the CNT FET 300 may provide identical or comparable performance as the CNT FET 200, shown in FIG. 2. In the configuration of CNT FET 300, a gate electrode 380 is first deposited on a substrate 310, such as quartz. The substrate 310 may be made from any of the RF compatible materials listed above. A gate dielectric 360 may be deposited only on the gate 380, on the gate 380 and a portion of the substrate 310, or on the gate 380 and the entire substrate 310 (as shown). A CNT 340 (or a plurality of CNTs) is then grown or deposited on the gate dielectric 360 across the gate 380. Source 370 and drain 350 contacts are deposited on the ends of the CNT 340. In operation, the CNT FET 300 provides constant performance at increased frequencies, and losses remain constant as frequency is increased (e.g., in the microwave and mm-wave input frequency ranges).

FIG. 4 illustrates a CNT FET 400 in accordance with a variation of the top-gated geometry. In top-gated CNT FET 400, two separate gates 480 and 485 are used. Gate 480 lies above CNT 440 and gate 485 lies below CNT 440. Both gates 480 and 485 are separated from the CNT 440 by a gate dielectric 460. The dielectric 460, above and below the CNT 440, may be single dielectric or may be two separate dielectrics. The dielectrics may or may not be electrically coupled. The two gates 480 and 485 may or may not be electrically coupled. Electrical coupling may be physical coupling (direct contact), capacitive coupling and/or magnetic coupling. If the gates 480 and 485 are not coupled, the gates 480 and 485 may provide an AND gate, be used as a mixer or eliminate the need for chemical doping of the CNT 440. CNT FET 400 includes source 470, drain 450 and substrate 490. The various components of CNT FET 400, such as the substrate 490, gate 480, gate 485, gate dielectric 460, source 470, drain 450 and CNT 440, may be made from the various materials, processes, and in various sizes as described with respect to CNT FETs above. The CNT FET 400 may provide identical or comparable performance as the CNT FETs described herein. In operation, the CNT FET 400 may provide constant performance at increased frequencies, and losses remain constant as frequency is increased (e.g., in the microwave and mm-wave input frequency ranges).

FIG. 5 illustrates a CNT FET 500 in accordance with another variation of the top-gated geometry. In top-gated CNT FET 500, the gate 580 surrounds the CNT 540 but is separated from CNT 540 by a gate dielectric 560, as shown. CNT FET 500 includes source 570, drain 550 and substrate

590. The various components of CNT FET 500, such as substrate 590, gate 580, gate dielectric 560, source 570, drain 550 and CNT 540, may be made from the various materials, processes, and in various sizes as described with respect to CNT FETs herein. The CNT FET 500 may provide identical or comparable performance as the CNT FETs described herein. In operation, the CNT FET 500 may provide constant performance at increased frequencies, and losses remain constant as frequency is increased (e.g., in the microwave and mm-wave input frequency ranges).

In the various top-gated CNT FET geometries discussed herein, the high speed operation may be achieved by separating the gate(s), such as gate 280, 380, 480 and 485, or 580, away from both its respective source, such as source 270, 370, 470, or 570, and respective drain, such as drain 250, 350, 450, or 550, to minimize the parasitic capacitance.

The various top-gated CNT FET designs described herein (e.g., CNT FETs 100-500) may include additional metal, insulating, and/or semi-conducting layers deposited above or below the CNT FET to form other electronic structures such as but not limited to resistors, capacitors, diodes, or inductors. In addition, the substrate for the CNT FET could be replaced with an integrated circuit manufactured from a different IC technology such as Silicon (Si), Gallium Arsenide (GaAs), Silicon Germanium (SiGe), Silicon Carbide (SiC), Gallium Nitride (GaN) or other materials, or combination thereof. For example, the substrate 210 for CNT FET 200 may be a GaAs substrate on which GaAs Metal-Semiconductor Field Effect Transistors (MESFET) have been fabricated, and to which the CNT FET 200 is electrically connected. This configuration could be applied to any of the CNT FETs 200-500, and could also be applied to CNT FET 100.

As described above, the process for fabricating a CNT FET, such as CNT FETs 200-500, may include the features designed to maximize the operating frequency. For example, the CNT FET devices may be grown on insulating substrates to minimize losses; the top-gated geometry may be chosen to minimize parasitic capacitance; and a thin, high- κ gate dielectric may be chosen to maximize the device transconductance.

The carrier mobility in semi-conducting CNTs can exceed $100,000 \text{ cm}^2/\text{Vs}$ at room temperature. An estimate of the ratio of the transconductance, g_m , to the gate-source capacitance, C_{gs} . Thus, $f_T = g_m/2\pi C_{gs}$. Theoretically, the maximum transconductance for a nanotube device is 155 micro-siemens (μS). The highest reported transconductance for nanotube devices is currently an order of magnitude lower, about $20 \mu\text{S}$, for back-gated nanotube FETs. Top-gated FETs may have a higher transconductance. The gate-source capacitance, C_{gs} , is about 3 aF for a 100 nm gate length. Using the lower estimate of $g_m = 20 \mu\text{S}$, the cutoff frequency for a CNT FET is about 1 THz . Thus, based on this calculation, FETs such as CNT FETs 200-500 will be useful in high frequency RF, microwave, and mm-wave systems.

FIG. 6 shows is a optical micrograph 600 of an embodiment of the top-gated CNT FET 200 (also referred to as CNT FET 600). The CNT FET 600 shown was fabricated by growing a single CNT on a quartz substrate. Titanium (Ti)/Gold (Au) source and drain electrodes were deposited on the CNT with a $5 \mu\text{m}$ gap to form a $5 \mu\text{m}$ channel. A 220 nm thick Si_3N_4 gate dielectric was deposited on the nanotube. A $1 \mu\text{m}$ wide gate made of Aluminum (Al)/Niobium (Nb) was deposited on the gate dielectric above the CNT. The device thus fabricated was found to be an n-type depletion mode device.

FIG. 7 is a graph 700 showing the measured output power (dBVrms) generated from the top-gated high speed CNT FET

600 as the input frequency is increased. Graph 700 illustrates that top-gated CNT FETs are capable of operating at frequencies up to 23 GHz . Because of technical challenges involved in measuring a device with such a low transconductance, the device was configured as a mixer and the output signal was measured at 10 kHz . As can be seen in FIG. 7, the performance of the CNT FETs, as described herein, does not degrade as the frequency increases to 23 GHz . The 23 GHz limit is not a limit of the useful frequency range of the device, but rather a limitation of the measurement apparatus used to measure the device. Calculations further show that the output performance of CNT FET 600 is constant up to 150 GHz .

In an embodiment of the CNT FETs, as described herein, the transconductance of the device can be improved by making the channel length small compared to the mean free path of carriers in the CNT, typically about 700 nm . The mean free path of the carriers in the CNT is determined by the scattering of acoustic phonons. If the channel is made sufficiently short, the carriers can not scatter acoustic phonons and will travel ballistically from source to drain (or from drain to source). When ballistic transport occurs, no energy is lost during the transit from source to drain (or drain to source) and the transconductance is increased, resulting in constant performance by the CNT FET at increased frequencies.

The CNT FET, as described herein, may exhibit highly linear characteristics due to the configurations of the CNT FET, the size of the various CNT FET components, the materials used to manufacture the CNT FET and/or the bias voltages applied to the circuits. The CNT FET may exhibit device characteristics of highly linear devices. When configured as described, the linearity of the device becomes independent of the bias conditions over a large range of source-drain voltages and gate voltages. To achieve these highly linear results: the drain-source bias of the CNT FET is sufficiently small, the contacts are ohmic and/or the gate dielectric has a sufficiently high dielectric constant. If these conditions are met, the CNT FET may operate in a non-standard mode in which the transconductance of the device is nearly independent of the gate and source-drain bias voltages, resulting in very high linearity.

Because carbon nanotubes are only a few nanometers in diameter and a typical CNT FET is only a few μm long, the electronic states in a CNT do not form a band structure like that found in other semiconductors such as Si. In the direction parallel to the nanotube axis (i.e., the channel length), the electronic states almost form a band in which each state is separated by an energy of about 4 meV . However, in directions perpendicular to nanotube axis (i.e., the channel width) the electronic states are discrete states similar to those found in a single molecule with energy differences of several hundred meV . As a result, at low energy scales, the CNT may behave as a one-dimensional conductor.

The performance characteristics of a CNT FET may be improved by controlling the drain-source bias voltage. At high drain-source bias voltages, the velocity of the carriers in the channel, (e.g., channel 140, 240, 340, 440 or 540), is determined by the saturated velocity that results from optical phonon emission. When the drain-source voltage is above a critical value, typically about 160 mV , the carriers traveling down the channel have, with high probability, sufficient energy to generate an optical phonon. When the optical phonon is created, the energy of the carrier is decreased by a fixed amount, typically about 160 meV . Thus, the carrier velocity is reduced by the phonon emission. If the energy of the carrier is still above the critical value, additional optical phonons will be created until the energy drops below the critical value. For low source-drain voltages, the carrier

velocity will be determined by the electronic band structure of the CNT. At high source-drain bias voltages, the carrier velocity will saturate as a result of optical phonon emission. Thus, biasing the voltage across drain (e.g., 150, 250, 350, 450 or 550) and source (e.g., 170, 270, 370, 470 or 570) below the critical voltage at which optical phonons are created improves both the transconductance and linearity of the device.

In an embodiment, Ohmic contacts may be provided to the source electrode and drain electrode of the CNT FET. The Ohmic contacts on the CNT FET may be sputtered, evaporated or deposited metal pads that are patterned using photolithography or other techniques. Ohmic contacts are created by using a metal with a work function similar to the work function of the carbon nanotube. Metals such as palladium or rhodium may be used for the Ohmic contacts. Contacts may also be formed using an alloy made of one or more metals with a high work function and one or more metals with a low work function mixed in the proper ratio to produce an alloy with a work function similar to that of the carbon nanotube. When the work function of the metal contact differs from that of the carbon nanotube, a Schottky barrier is formed. Carriers entering or leaving the nanotube must cross this barrier and lose energy in the process. When a metal with the proper work function is chosen, no Schottky barrier exists, i.e. the contact is Ohmic, and the carrier velocity is determined by the band structure of the carbon nanotube. Ohmic contacts will thus improve the transconductance and linearity of the CNT FET.

Additional performance improvements of the CNT FET may be achieved by decreasing the thickness of the gate dielectric, or by increasing the dielectric constant, κ , of gate dielectric. As described below, increasing the gate-channel capacitance of a CNT FET may result in the charge in the CNT channel being determined by the CNT band structure which may improve the linearity and transconductance. Dielectric materials such as Ta_2O_5 , ZrO_2 , HfO_2 , TiO_2 , BaSrTiO_3 or other high- κ dielectric material may be used. As used herein, the definition of high- κ is dependent upon the thickness of the dielectric. For example, high- κ is κ greater than 4 for dielectrics less than 3 nm thick, κ greater than 7 for dielectrics between 3 nm and 30 nm thick, and κ greater than 15 for dielectrics over 15 nm thick. Using a high- κ dielectric of appropriate thickness can achieve improved performance.

Biasing the gate of a CNT FET adds charge to the channel which increases the energy of the system in two ways. First, energy is stored in the electric field in the gate dielectric of the CNT FET. This is an ordinary electrostatic capacitor formed between the gate and channel. Second, the addition of charge to the channel increases the Fermi energy of the carriers in the channel. In ordinary two and three dimensional devices, the density of states is so high that the change in the Fermi energy involved in adding an additional charge is negligible, typically less than 100 μeV . However, in the CNT FET, as described herein, the electronic states may be spread apart and the addition of a single charge can significantly increase the Fermi energy, typically about 4 meV. If the energy in the electric field can be made sufficiently small, the amount of charge in the channel will be determined by the electronic band structure. Since the energy in the electric field is $q^2/2C$, this energy is minimized by making the capacitance, C , large. Typically, the capacitance is made large by making the gate dielectric thin. Thinning the gate dielectric of the CNT FET will increase the gate-channel capacitance, but, since the CNT has such a small diameter, typically about 1 nm, changing the dielectric thickness has a small effect on the total capacitance. However, the capacitance is directly proportional to the dielectric constant, κ . Thus using a high- κ dielectric will increase the gate-channel capacitance and minimize

the energy in the electric field. As a result, the charge in the channel will be determined by the band structure of the CNT rather than the electrostatic capacitance, increasing transconductance of the device and improving device linearity.

FIG. 8 is an illustration of the band structure of a CNT, which shows the energy of an electronic state versus its momentum in the direction of the axis of the CNT. The circles represent the individual electron states, with open circles corresponding to conduction states 820 and filled circles corresponding to valence states 810. The difference in energy of the lowest conduction state and highest valence state is the band gap 830, typically several hundred meV. Although the individual electron states are separated in energy by about 4 meV, they follow a well defined energy-momentum curve, known as a dispersion relation 870, indicated by the lines. There are several different dispersion relations 870, corresponding to different momentum in directions perpendicular to the axis of the CNT. The dispersion relation curves 870 with zero transverse momentum, i.e. the curves closest to the band gap, correspond to the first sub-band 840. Those with the second lowest transverse momentum correspond to the second sub-band 850. Typically individual sub-bands are separated by a couple hundred meV.

When a CNT FET is fabricated with ohmic source contacts and drain contacts, and is operated with a sufficiently small source-drain bias voltage, the velocity of the carriers (electrons or holes) will be determined by dispersion relation 870. Under these circumstances, the carrier velocity will be proportional to the slope of the dispersion curve 870. When a CNT FET is manufactured with a thin, high- κ gate dielectric, the number of carriers in the channel will be determined by the dispersion relation 870. Under these circumstances, the number of carriers will be inversely proportional to the slope of the dispersion curve 870. The total current in the CNT is the number of carriers times the velocity of the carriers. When these listed conditions are met simultaneously, the channel current will be independent of the slope of the dispersion curve. The transconductance will thus be independent of the bias conditions, and the device will be highly linear.

To achieve the high linearity discussed above, it is not necessary that the channel be made from a CNT. Other semiconductor materials including but not limited to Si, Germanium (Ge), SiGe, GaAs, GaN, SiC, Boron Nitride (BN), Indium Arsenide (InAs) and/or Indium Phosphide (InP) can be used so long as the separation of the individual sub-bands is large relative to the available thermal energy. Since the available thermal energy is typically on the order of 25 meV at room temperature, meeting this criterion requires that the channel be no more than 3 nm wide (in the direction perpendicular to current flow).

One or more CNT FETs, as described herein, can be used in electronic devices, such as diodes and transistors in both analog and digital circuitry, in high speed circuits and/or used in high-radiation environments that operate in a high-radiation environment. High-radiation environments provide significant risks to circuitry, and pose interesting circuit design challenges. One risk is total dose effects, which occurs when ionizing radiation produces trapped charge in the gate and field oxides. The charge trapped in the gate oxide can shift the threshold of the device, while the charge trapped in the field oxide can result in leakage currents between devices or between the device and substrate. These total dose effects, if significant, can render the device useless. Another risk is the displacement damage that occurs when high energy particles such as protons or neutrons displace atoms from within the channel of the FET, such as a Si FET. Since Si FETs are majority carrier devices, displacement damage usually

results in a gradual degradation of the on-state current. Additional risks to electronic circuitry can be created by current transients and latch-up, caused by highly ionizing radiation such as cosmic rays or heavy ions. Current transients occur when ionizing radiation crosses the FET channel producing free carriers in the channel, that can result in a spike in the FET source-drain current. Latch-up occurs when ionizing radiation passes through the region between two complementary FETs. The radiation produces an unintended channel between the FETs causing both FETs to turn on and maintain the channel long after the radiation event has ended.

A CNT FET can be radiation hardened, in accordance with an embodiment of the invention. Due to their configuration, and small size, the CNT FET are highly resistant to total dose effects and current transients. Additionally, the CNT FET may be configured to minimize the risks associated with, for example, total dose effects, displacement damage, and current transients and latch-up, that can occur in high-radiation environments. In an embodiment, the substrate for the CNT FET may be replaced with substrates that are less prone to charge trapping. Such radiation hardened substrates include GaAs, Sapphire, Si, SiO₂, InP, GaN, AlN, SiC, and/or Diamond. These substrates may reduce or may eliminate trapped charge thus minimizing the total dose effects. Moreover, the use of insulating substrates in the CNT FET minimizes or may even eliminate latch-up because the parasitic channels required for latch-up can only occur in semiconducting substrates.

In an embodiment, the gate dielectric of the CNT FET or substrate of the CNT FET may be replaced with a dielectric that is less prone to charge trapping. Such radiation hardened gate dielectrics include Si₃N₄, GaAs, Si₃N₄, AlN, SiO₂, AlO_x, and/or Ta₂O₅. These dielectrics can reduce or may eliminate trapped charge thus minimizing the total dose effects.

The CNT FET may be further radiation hardened by thinning the dielectric layer to minimize the total dose effects of the ionizing radiation. An extremely thin dielectric layer may result in less charge being generated in the dielectric region than using thicker dielectric layers. For example, the dielectric layer may be in the range of 1 to 10 nm in thickness. In addition, the small size configuration of the CNT FET may also minimize the total dose effects, displacement damage, current transients, and latch-up.

FIG. 9 illustrates an example of a fabrication process for a CNT FET 900 in accordance with an embodiment. As shown, a CNT (or CNTs) 910 is deposited or grown on a substrate 905. The substrate 905 may be silicon, quartz, sapphire, gallium arsenide, silicon carbide, alumina, glass, beryllia, titanium oxide, teflon, (a registered trademark of DuPont), ceramic, or another type of substrate. A metal contact layer 920 is deposited on a portion of the CNT 910 and substrate 905. The metal layers in this process can be made of tungsten, titanium, platinum, gold, silver, molybdenum, nickel, palladium, rhodium, niobium, aluminum or other suitable metals. A gate dielectric 915 is deposited on the metal contacts 920 and the CNT 910, as shown. The gate dielectric 915 may also be deposited on a portion of the substrate 905. Gate metal 925 is deposited on the gate dielectric 915 above a portion of the CNT 910 to form the gate of the CNT FET, or above a portion of the contact metal 920 to form capacitors. A wiring dielectric 930 is deposited above the contact metal 920, gate metal 925, and gate dielectric 915. A wiring metal layer 940 is deposited above the wiring dielectric 930 and can contact the gate metal 925 and contact metal 920 through holes etched in the wiring dielectric 930 and gated dielectric 915. FIG. 9 described just one process that may be used to

fabricate a CNT FET, however any other fabrication process can be used to fabricate the various CNT FETs as described herein.

The terms and descriptions used herein are set forth by way of illustration only and are not meant as limitations. Those skilled in the art will recognize that many variations are possible within the spirit and scope of the invention as defined in the following claims, and their equivalents, in which all terms are to be understood in their broadest possible sense unless otherwise indicated.

What is claimed is:

1. A linear carbon nanotube field effect transistor comprising:

a substrate;

a source electrode;

a drain electrode;

a carbon nanotube, wherein the carbon nanotube forms a channel between the source electrode and the drain electrode;

a gate dielectric, wherein the gate dielectric has a dielectric constant κ that is greater than or equal to 15 for dielectrics over 30 nm thick, a dielectric constant that is greater than or equal to 7 for dielectrics between 3 nm and 30 nm in thickness, or a dielectric constant greater than or equal to 4 for dielectrics under 3 nm thick; and

a gate electrode separated from the carbon nanotube by the gate dielectric, wherein an input radio frequency voltage is applied to the gate electrode,

wherein the substrate comprises quartz.

2. The carbon nanotube field effect transistor of claim 1, wherein the gate electrode is positioned not to overlap any portion of the source or drain electrodes, and forms a top-gated geometry.

3. The carbon nanotube field effect transistor of claim 1, wherein a DC current flows through the channel formed by the carbon nanotube and the input radio frequency voltage applied to the gate electrode produces an output radio frequency voltage between the source electrode and drain electrode.

4. The carbon nanotube field effect transistor of claim 1, wherein a DC voltage is applied between the source electrode and drain electrode and the input radio frequency voltage applied to the gate electrode produces an output radio frequency current that flows through the channel formed by the carbon nanotube.

5. The carbon nanotube field effect transistor of claim 1, wherein one or both of the drain electrode and the source electrode include ohmic contacts.

6. The carbon nanotube field effect transistor of claim 1, further comprising:

a bias voltage, wherein the bias voltage is applied between the drain and source electrodes below a voltage level where optical phonons are generated in the channel formed by the carbon nanotube.

7. The carbon nanotube field effect transistor of claim 1, wherein the gate dielectric is selected from a group comprising TiO₂, HfO₂, AlO_x, AlN, Ta₂O₅, ZnO₂, or BaSrTiO₃.

8. The carbon nanotube field effect transistor of claim 1, wherein the input radio frequency voltage ranges from 200 MHz to 6 THz.

9. A linear carbon nanotube field effect transistor comprising:

a substrate;

a source electrode;

a drain electrode;

11

a carbon nanotube, wherein the carbon nanotube forms a channel between the source electrode and the drain electrode;

a gate dielectric, wherein the gate dielectric has a dielectric constant κ that is greater than or equal to 15 for dielectrics over 30 nm thick, a dielectric constant that is greater than or equal to 7 for dielectrics between 3 nm and 30 nm in thickness, or a dielectric constant greater than or equal to 4 for dielectrics under 3 nm thick; and

a gate electrode separated from the carbon nanotube by the gate dielectric, wherein an input radio frequency voltage is applied to the gate electrode,

wherein the substrate is selected from a group comprising sapphire, GaAs, SiC, high resistivity Si, alumina, polytetrafluoroethylene, plastic, glass, beryllia, TiO₂, ferrite or ceramic.

10. A carbon nanotube field effect transistor, comprising:

a substrate;

a source electrode;

a drain electrode;

a carbon nanotube, wherein the carbon nanotube forms a channel between the source electrode and the drain electrode;

a first gate dielectric, wherein the carbon nanotube is deposited over a portion of the gate dielectric; and

a first gate electrode, wherein the gate dielectric is deposited over the first gate electrode, and the first gate electrode is separated from the carbon nanotube by the gate dielectric;

a second dielectric deposited on the carbon nanotube;

a second gate electrode, wherein the second gate electrode is deposited on the second gate dielectric and is separated from the carbon nanotube by the second gate dielectric,

wherein the first gate electrode and the second gate electrode are positioned not to overlap the source or drain electrodes.

11. A carbon nanotube field effect transistor, comprising:

a substrate;

a source electrode;

a drain electrode;

a carbon nanotube, wherein the carbon nanotube forms a channel between the source electrode and the drain electrode;

12

a first gate dielectric, wherein the carbon nanotube is deposited over a portion of the gate dielectric; and

a first gate electrode, wherein the gate dielectric is deposited over the first gate electrode, and the first gate electrode is separated from the carbon nanotube by the gate dielectric;

a second dielectric deposited on the carbon nanotube;

a second gate electrode, wherein the second gate electrode is deposited on the second gate dielectric and is separated from the carbon nanotube by the second gate dielectric,

wherein the first gate electrode is positioned not to overlap the source or drain electrodes.

12. The carbon nanotube field effect transistor of claim 11, wherein an input radio frequency voltage is applied to one or both of the first gate electrode and the second gate electrode.

13. The carbon nanotube field effect transistor of claim 11, wherein the second gate electrode is positioned not to overlap the source or drain electrodes.

14. A carbon nanotube field effect transistor, comprising:

a substrate;

a source electrode;

a drain electrode;

a carbon nanotube, wherein the carbon nanotube forms a channel between the source electrode and the drain electrode;

a first gate dielectric, wherein the carbon nanotube is deposited over a portion of the gate dielectric; and

a first gate electrode, wherein the gate dielectric is deposited over the first gate electrode, and the first gate electrode is separated from the carbon nanotube by the gate dielectric;

a second dielectric deposited on the carbon nanotube;

a second gate electrode, wherein the second gate electrode is deposited on the second gate dielectric and is separated from the carbon nanotube by the second gate dielectric,

wherein the first gate electrode and second gate electrode are coupled to surround a portion of the carbon nanotube and are separated from the portion of the carbon nanotube by the first and second gate dielectrics.

15. The carbon nanotube field effect transistor of claim 14, wherein the first and second dielectrics comprise a single dielectric.

* * * * *

APPENDIX OF RELATED PROCEEDINGS

(None)